Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout verification method and method for designing semiconductor integrated circuit device using the same

Layout verification method and method for designing semiconductor integrated circuit device using the same

US Patent 7174527 · Granted Feb 6, 2007

Estimated economic value: $380,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transfer device and delivery system2022
Cooling mechanism for machine2020
Machining system2020
Machine tool system2019
Robot base stand2019
Internal cleaning device of machine tool2018
Delamination method, delamination device, and delamination system2017
Peeling apparatus, peeling system, and peeling method2017
Delamination device2015
Storage apparatus, disk controller, and command issue control method2012
Pitcher type water purifier and purification cartridge for the water purifier2011
Semiconductor integrated circuit apparatus with low wiring resistance2011