Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures

Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures

US Patent 6566249 · Granted May 20, 2003

Estimated economic value: $4,366,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predictive modeling of metrology in semiconductor processes2021
Data management and mining to correlate wafer alignment, design, defect, process2021
Method of predicting areas of vulnerable yield in a semiconductor substrate2020
Semiconductor process control method2020
Using design proximity index and effect-to-design proximity ratio to control sem2020
Data analytics and computational analytics for semiconductor process control2019
Methods and systems for monitoring a parameter of a measurement device during po2014
Methods and systems for monitoring a parameter of a measurement device during po2011
Method for arranging and rotating a semiconductor wafer within a photolithograph2008
Methods and systems for monitoring a parameter of a measurement device during po2008
Smooth metal semiconductor surface and method for making the same2008
Methods and systems for determining a characteristic of polishing within a zone 2007