Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit layout and verification method

Integrated circuit layout and verification method

US Patent 6553558 · Granted Apr 22, 2003

Estimated economic value: $18,180,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rugged, single crystal wide-band-gap-material scanning-tunneling-microscopy/lith2024
Sensor device for biosensing and other applications2022
Array description system for large patterns2021
Integrated circuits and processes for protection of standard cell performance fr2021
Rugged, single crystal wide-band-gap-material scanning-tunneling-microscopy/lith2021
Depassivation lithography by scanning tunneling microscopy2021
Forced grid method for correcting mask patterns for a pattern transfer apparatus2020
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
Methods, devices and systems for scanning tunneling microscopy control system de2019
Increasing and controlling sensitivity of non-linear metallic thin-film resists2019
Dynamic patterning method that removes phase conflicts and improves pattern fide2019