Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of interconnecting electronic components using a plurality of conductive studs

Method of interconnecting electronic components using a plurality of conductive studs

US Patent 6548909 · Granted Apr 15, 2003

Estimated economic value: $16,310,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-stress dual underfill packaging2017
Method of fabricating printed circuit boards2016
Low-stress dual underfill packaging2016
Flip chip assembly apparatus employing a warpage-suppressor assembly2015
Additives for grain fragmentation in Pb-free Sn-based solder2014
Flip chip assembly apparatus employing a warpage-suppressor assembly2014
Additives for grain fragmentation in Pb-free Sn-based solder2013
Three dimensional stacked package structure2013
Robust FBEOL and UBM structure of C4 interconnects2013
Overcoming laminate warpage and misalignment in flip-chip packages2012
Robust FBEOL and UBM structure of C4 interconnects2012
Semiconductor chips with crack stop regions for reducing crack propagation from 2011