Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to form a vertical transistor by first forming a gate/spacer stack, then using selective epitaxy to form source, drain and channel

Method to form a vertical transistor by first forming a gate/spacer stack, then using selective epitaxy to form source, drain and channel

US Patent 6544824 · Granted Apr 8, 2003

Estimated economic value: $198,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature control circuit and temperature control method of driver chip and ti2025
Method for cleaning a chamber2025
Tin oxide films in semiconductor device manufacturing2025
Method of cleaning chamber components with metal etch residues2025
Selective etch using deposition of a metalloid or metal containing hardmask2025
Integrated dry processes for patterning radiation photoresist patterning2025
Atomic layer etching for subtractive metal etch2025
Chemical etch nonvolatile materials for MRAM patterning2025
Tin oxide mandrels in patterning2024
Integrated dry processes for patterning radiation photoresist patterning2024
Resistive random access memory with preformed filaments2024
Sacrificial protection layer for environmentally sensitive surfaces of substrate2024