Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Macro design techniques to accommodate chip level wiring and circuit placement across the macro

US Patent 6543040 · Granted Apr 1, 2003

Estimated economic value: $11,931,000

Assignee

Inventors

View full patent text on Google Patents →