Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for reducing power and noise through reduced switching by recoding in a monotonic logic device

Apparatus and method for reducing power and noise through reduced switching by recoding in a monotonic logic device

US Patent 6542093 · Granted Apr 1, 2003

Estimated economic value: $12,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for variable control of power dissipation in a pipelined pro2007
Apparatus and method for performing addition of PKG recoded numbers2007
Self-timed transmission system and method for processing multiple data sets2005
Apparatus and method for increasing performance of multipliers utilizing regular2004
Self-timed transmission system and method for processing multiple data sets2004
Systems and methods for variable control of power dissipation in a pipelined pro2003
Selection based rounding system and method for floating point operations2003
Methods and apparatus for controlling exponent range in floating-point calculati2003
Method for adding scan controllability and observability to domino CMOS with low2003
Execution of an instruction to load two independently selected registers in a si2002
Faster multiply/accumulator2002
Processor architecture having two or more floating-point status fields2002