Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor architecture having two or more floating-point status fields

Processor architecture having two or more floating-point status fields

US Patent 6370639 · Granted Apr 9, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
Methods and apparatus to manage workload memory allocation2023
Methods and apparatus to manage workload memory allocation2022
Nested loops reversal enhancements2022
Ordinary write in distributed system maintaining data storage integrity2022
Partitioned memory with shared memory resources and configurable functions2022
Future write in distributed system maintaining data storage integrity2020
Methods and apparatus to manage workload memory allocation2020
Coherence de-coupling buffer2020
System and method to utilize larger block sizes for logical disk and further dec2019
Dual-domain dynamic multiplexer and method of transitioning between asynchronous2019
Providing state storage in a processor for system management mode2019