Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for increasing performance of multipliers utilizing regular summation circuitry

Apparatus and method for increasing performance of multipliers utilizing regular summation circuitry

US Patent 6742011 · Granted May 25, 2004

Estimated economic value: $10,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time separated signals2009
Systems and methods for variable control of power dissipation in a pipelined pro2007
Method for inhibiting polymerization of (METH) acrylic acid and its esters using2007
Apparatus and method for performing addition of PKG recoded numbers2007
Method for inhibiting polymerization of (meth)acrylic acid and its esters using 2007
Apparatus and method for performing single-instruction multiple-data instruction2006
Self-timed transmission system and method for processing multiple data sets2005
Method and apparatus for preserving pipeline data during a pipeline stall and fo2005
Self-timed transmission system and method for processing multiple data sets2004
Systems and methods for variable control of power dissipation in a pipelined pro2003
Apparatus and method for sharing overflow/underflow compare hardware in a floati2003
Selection based rounding system and method for floating point operations2003