Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for adding scan controllability and observability to domino CMOS with low area and delay overhead

Method for adding scan controllability and observability to domino CMOS with low area and delay overhead

US Patent 6560737 · Granted May 6, 2003

Estimated economic value: $12,918,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable multiple-die graphics processing unit2025
Platform power manager for rack level power and thermal constraints2025
Arrangement and thermal management of 3D stacked dies2025
Refreshing displays using on-die cache2024
Performance management during power supply voltage droop2024
GPU chiplets using high bandwidth crosslinks2023
Platform power manager for rack level power and thermal constraints2023
Mission mode Vmin prediction and calibration2022
Arrangement and thermal management of 3D stacked dies2021
Arrangement and thermal management of 3D stacked dies2021
Platform power manager for rack level power and thermal constraints2021
Power efficiency optimization in throughput-based workloads2021