Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deeply doped source/drains for reduction of silicide/silicon interface roughness

Deeply doped source/drains for reduction of silicide/silicon interface roughness

US Patent 6521515 · Granted Feb 18, 2003

Estimated economic value: $2,713,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FDSOI semiconductor device with contact enhancement layer and method of manufact2019
Method of forming a semiconductor device2011
Use of scanning theme implanters and annealers for selective implantation and an2009
CMOS gates formed by integrating metals having different work functions and havi2007
Memory cell structure having nitride layer with reduced charge loss and method f2006
Method for forming polysilicon gate on high-k dielectric and related structure2005
Method for integrating metals having different work functions to form CMOS gates2005
Two-step process for nickel deposition2005
Method of manufacturing a semiconductor device with supersaturated source/drain 2004
Single anneal for dopant activation and silicide formation2004
Titanium barrier for nickel silicidation of a gate electrode2004
Nickel silicide process using non-reactive spacer2004