Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs

System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs

US Patent 6507860 · Granted Jan 14, 2003

Estimated economic value: $17,679,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parallel compute offload to database accelerator2024
Regular expression processor and parallel processing architecture2022
Configurable overlay on wide memory channels for efficient memory access2021
Integrated circuits and methods to accelerate data queries2021
Programmable logic accelerator in system on chip2019
Programmable logic accelerator in system on chip2017
Determination of path delays in circuit designs2016
System and method of signal processing engines with programmable logic fabric2014
Implementing sub-circuits with predictable behavior within a circuit design2013
Programmable logic systems and methods employing configurable floating point uni2013
System and method of signal processing engines with programmable logic fabric2012
Method and apparatus for compression of configuration bitstream of field program2011