Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for compression of configuration bitstream of field programmable logic

Method and apparatus for compression of configuration bitstream of field programmable logic

US Patent 8085603 · Granted Dec 27, 2011

Estimated economic value: $2,050,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parallel compute offload to database accelerator2024
Regular expression processor and parallel processing architecture2022
Configurable overlay on wide memory channels for efficient memory access2021
Integrated circuits and methods to accelerate data queries2021
Programmable logic accelerator in system on chip2019
Programmable logic accelerator in system on chip2017
System and method of signal processing engines with programmable logic fabric2014
System and method of signal processing engines with programmable logic fabric2014
Methods and apparatuses for flexible and high performance digital signal process2013
Methods and apparatuses for cordic processing2013
Programmable logic systems and methods employing configurable floating point uni2013
Programmable logic systems and methods employing configurable floating point uni2013