Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Critical dimension control improvement method for step and scan photolithography

Critical dimension control improvement method for step and scan photolithography

US Patent 6493063 · Granted Dec 10, 2002

Estimated economic value: $2,246,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Advanced process control methods for process-aware dimension targeting2018
Method and system for detecting particle contamination in an immersion lithograp2013
Control of critical dimensions in optical imaging processes for semiconductor pr2012
Multilayer low reflectivity hard mask and process therefor2012
Method and apparatus for dispatching workpieces to tools based on processing and2012
Multilayer low reflectivity hard mask and process therefor2011
Method and system for reducing overlay errors in semiconductor volume production2011
Method and system for reducing overlay errors within exposure fields by APC cont2010
Method and system for automatically detecting exposed substrates having a high p2009
Multilayer low reflectivity hard mask and process therefor2009
Method of forming narrowly spaced flash memory contact openings and lithography 2009
Methods for designing grating structures for use in situ scatterometry to detect2008