Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of erasing a non-volatile memory cell using a substrate bias

Method of erasing a non-volatile memory cell using a substrate bias

US Patent 6490205 · Granted Dec 3, 2002

Estimated economic value: $4,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-host direct memory access system for integrated circuits2023
Multi-host direct memory access system for integrated circuits2022
Data formatter for convolution2021
Dynamically reconfigurable networking using a programmable integrated circuit2021
Customizable multi queue DMA interface2021
Streaming platform architecture for inter-kernel circuit communication for an in2020
Cryptographic system2020
System architectures with data transfer paths between different memory types2016
Network interface with logging2016
Multi-port memory devices and methods having programmable impedance elements2015
System architecture with multiple memory types, including programmable impedance2015
Coding techniques for reducing write cycles for memory2015