Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coding techniques for reducing write cycles for memory

Coding techniques for reducing write cycles for memory

US Patent 9047975 · Granted Jun 2, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-host direct memory access system for integrated circuits2023
Multi-host direct memory access system for integrated circuits2022
Data formatter for convolution2021
Dynamically reconfigurable networking using a programmable integrated circuit2021
Customizable multi queue DMA interface2021
Streaming platform architecture for inter-kernel circuit communication for an in2020
Cryptographic system2020
System architectures with data transfer paths between different memory types2016
System architectures with data transfer paths between different memory types2016
Network interface with logging2016
Network interface with logging2016
Multi-port memory devices and methods having programmable impedance elements2015