Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock divider using positive and negative edge triggered state machines

Clock divider using positive and negative edge triggered state machines

US Patent 6489817 · Granted Dec 3, 2002

Estimated economic value: $26,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with dynamically-adjustable buffer space for serial interface2019
Dual signal protocol input/output (I/O) buffer circuit2019
Integrated circuit with an increased signal bandwidth input/output (I/O) circuit2018
Packaged integrated circuit including a switch-mode regulator and method of form2018
Techniques for enabling and disabling transistor legs in an output driver circui2017
Integrated circuit with dynamically-adjustable buffer space for serial interface2017
High speed IO buffer2015
Integrated circuit system with dynamic decoupling and method of manufacture ther2015
Application-specific integrated circuit equivalents of programmable logic and as2014
Method and apparatus for determining clock uncertainties2014
Memory circuitry with dynamic power control2014
Predicting routability of integrated circuits2014