Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming dual gate in DRAM embedded with a logic circuit

Method for forming dual gate in DRAM embedded with a logic circuit

US Patent 6489210 · Granted Dec 3, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-sil2017
Systems and methods for depositing and charging solar cell layers2016
Semiconductor devices including raised source/drain stressors and methods of man2016
Semiconductor devices having contacts with intervening spacers and method for fa2016
Integrated circuit system employing alternating conductive layers2015
Integrated circuit system employing low-k dielectrics and method of manufacture 2013
Systems and methods for charging solar cell layers2012
Integrated circuit system including nitride layer technology2012
Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-sil2012
Reliable memory cell2011
Selective STI stress relaxation through ion implantation2011
Read and volatile NV standby disturb2011