Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and devices for optimized digital and analog CMOS transistor performance in deep submicron technology

Methods and devices for optimized digital and analog CMOS transistor performance in deep submicron technology

US Patent 6468849 · Granted Oct 22, 2002

Estimated economic value: $14,124,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extended drain MOS with dual well isolation2022
Extended drain MOS with dual well isolation2020
P-channel DEMOS device2019
P-channel DEMOS device2018
N-channel demos device2017
Power integrated circuit including series-connected source substrate and drain s2015
Power integrated circuit including series-connected source substrate and drain s2015
Multi-component electronic system having leadframe with support-free with cantil2012
MOS transistor with gate trench adjacent to drain extension field insulation2012
Lateral drain-extended MOSFET having channel along sidewall of drain extension d2012
MOS transistor with gate trench adjacent to drain extension field insulation2012
MOS transistor with gate trench adjacent to drain extension field insulation2011