Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices

Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices

US Patent 6444578 · Granted Sep 3, 2002

Estimated economic value: $9,688,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solid-state switch2025
Fractal analog random access memory2025
Multi-layer topological interconnect with proximal doping layer2025
Multi-layer topological interconnect with proximal doping layer2025
Phase-change memory device with conductive cladding2025
Counter based resistive processing unit for programmable and reconfigurable arti2025
Piezoelectric memory2025
Vanity mirror with second mirror assembly magnetically attached thereto2025
Self-forming embedded diffusion barriers2025
Containers with multiple sensors2025
Phase-change memory cell with mixed-material switchable region2025
RRAM filament location for physically unclonable function2025