Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deposited thin film build-up layer dimensions as a method of relieving stress in high density interconnect printed wiring board substrates

Deposited thin film build-up layer dimensions as a method of relieving stress in high density interconnect printed wiring board substrates

US Patent 6440641 · Granted Aug 27, 2002

Estimated economic value: $3,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sensor device, measuring system and measuring method for detecting presence of l2022
High density chip level package for the packaging of integrated circuits and met2005
High density chip level package for the packaging of integrated circuits and met2005
Printed wiring board with controlled line impedance2003
Isolated flip chip of BGA to minimize interconnect stress due to thermal mismatc2003
Low-impedance high-density deposited-on-laminate structures having reduced stres2001
Isolated flip chip or BGA to minimize interconnect stress due to thermal mismatc2001
Apparatus for applying drinking straws2001
Method and structure for detecting open vias in high density interconnect substr2001
Rough electrical contact surface2001
Method for controlling stress in thin film layers deposited over a high density 2001
Method of planarizing thin film layers deposited over a common circuit base2000