Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for controlling stress in thin film layers deposited over a high density interconnect common circuit base

Method for controlling stress in thin film layers deposited over a high density interconnect common circuit base

US Patent 6203967 · Granted Mar 20, 2001

Estimated economic value: $4,305,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sensor device, measuring system and measuring method for detecting presence of l2022
Power management of memory via wake/sleep cycles2011
Power management of memory via wake/sleep cycles2010
Power management of memory via wake/sleep cycles2007
High density chip level package for the packaging of integrated circuits and met2005
High density chip level package for the packaging of integrated circuits and met2005
Printed wiring board with controlled line impedance2003
Isolated flip chip of BGA to minimize interconnect stress due to thermal mismatc2003
Deposited thin film build-up layer dimensions as a method of relieving stress in2002
Low-impedance high-density deposited-on-laminate structures having reduced stres2001
Isolated flip chip or BGA to minimize interconnect stress due to thermal mismatc2001
Apparatus for applying drinking straws2001