Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area efficient delay circuits

Area efficient delay circuits

US Patent 6425115 · Granted Jul 23, 2002

Estimated economic value: $12,801,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Support for multiple widths of DRAM in double data rate controllers or data buff2021
Double data rate controllers and data buffers with support for multiple data wid2020
Daisy chain configuration for power converters2017
Constrained placement of connected elements2016
Daisy chain configuration for power converters2015
Method and system for generating a cryptographically random number stream2009
Hardware efficient digital control loop architecture for a power converter2007
System and method for designing integrated circuits using cells with multiple un2001
Active clamp circuit scheme for CMOS devices1994