Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Active clamp circuit scheme for CMOS devices

Active clamp circuit scheme for CMOS devices

US Patent 5357156 · Granted Oct 18, 1994

Estimated economic value: $3,634,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Support for multiple widths of DRAM in double data rate controllers or data buff2021
Double data rate controllers and data buffers with support for multiple data wid2020
Daisy chain configuration for power converters2017
Daisy chain configuration for power converters2015
Method and system for generating a cryptographically random number stream2009
Hardware efficient digital control loop architecture for a power converter2007
Area efficient delay circuits2002