Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for programmed latency for improving wafer-to-wafer uniformity

Method and apparatus for programmed latency for improving wafer-to-wafer uniformity

US Patent 6405144 · Granted Jun 11, 2002

Estimated economic value: $2,353,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gap fill void and connection structures2023
Gap fill void and connection structures2021
Double pass diluted ultraviolet reticle inspection2020
Pellicle replacement in EUV mask flow2019
Method for selective re-routing of selected areas in a target layer and in adjac2018
Metrology pattern layout and method of use thereof2018
Hard mask etch and dielectric etch aware overlap for via and metal layers2017
Method wherein test cells and dummy cells are included into a layout of an integ2017
Cross technology reticle (CTR) or multi-layer reticle (MLR) CDU, registration, a2017
Monitoring pattern for devices2017
Method wherein test cells and dummy cells are included into a layout of an integ2017
Method for selective re-routing of selected areas in a target layer and in adjac2017