Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method wherein test cells and dummy cells are included into a layout of an integrated circuit

Method wherein test cells and dummy cells are included into a layout of an integrated circuit

US Patent 9672312 · Granted Jun 6, 2017

Estimated economic value: $8,357,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mirror light2025
Mirror light2025
Mirror light2025
Mirror light2025
Gap fill void and connection structures2023
Gap fill void and connection structures2023
SRAM bit cells formed with dummy structures2021
Fin-based anti-fuse device for integrated circuit (IC) products, methods of maki2021
Gap fill void and connection structures2021
Gap fill void and connection structures2021
Interconnects separated by a dielectric region formed using removable sacrificia2021
Anti-fuse for an integrated circuit (IC) product and method of making such an an2021