Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for improving line width variations between tightly spaced and isolated features in integrated circuits

Process for improving line width variations between tightly spaced and isolated features in integrated circuits

US Patent 6395639 · Granted May 28, 2002

Estimated economic value: $3,593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spread-spectrum video transport integration with virtual reality headset2024
Integrated channel diode2022
Photo-sensitive silicon package embedding self-powered electronic system2021
Medium high voltage MOSFET device2020
Integrated channel diode2020
Power transistor with terminal trenches in terminal resurf regions2020
Vertical high-voltage MOS transistor2020
Medium voltage MOSFET device2020
Multiple shielding trench gate FET2020
Photo-sensitive silicon package embedding self-powered electronic system2019
Power transistor with terminal trenches in terminal resurf regions2019
Silicon package having electrical functionality by embedded passive components2018