Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable transmission line impedance matching circuit

Programmable transmission line impedance matching circuit

US Patent 6384621 · Granted May 7, 2002

Estimated economic value: $6,273,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-leveling implementations for DDR3 applications on an FPGA2011
PVT compensated auto-calibration scheme for DDR32011
I/O block for high performance memory interfaces2011
Eye-safe laser navigation sensor2010
Memory device and method for fast cross row data access2010
Read-leveling implementations for DDR3 applications on an FPGA2009
PVT compensated auto-calibration scheme for DDR32009
Magnetic memory array with an improved world line configuration2006
Non-volatile latch with magnetic junctions2006
Magnetic memory array configuration2006
Memory device providing asynchronous and synchronous data transfer2004
Memory circuit with selective address path2004