Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for handling 16-bit addressing in a processor

Mechanism for handling 16-bit addressing in a processor

US Patent 6363471 · Granted Mar 26, 2002

Estimated economic value: $3,803,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Channel-retaining device, drainage system and method2025
Computational array microprocessor system using non-consecutive data formatting2025
Mitigating retention of previously-critical cache lines2024
Electronic assembly2024
Criticality-informed caching policies2023
Computational array microprocessor system using non-consecutive data formatting2023
Manufacturing process data collection and analytics2022
Composite element for building construction and civil engineering, and use of a 2022
Scalable matrix node engine with configurable data formats2022
Secondary prefetch circuit that reports coverage to a primary prefetch circuit t2021
Computational array microprocessor system using non-consecutive data formatting2021
Manufacturing process data collection and analytics2021