Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to prevent latch-up in CMOS devices

Method and apparatus to prevent latch-up in CMOS devices

US Patent 6359316 · Granted Mar 19, 2002

Estimated economic value: $19,540,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current source for read of programmable resistance memory cells2025
Vertical fin-based field effect transistor (FinFET) with neutralized fin tips2025
Systems and methods for data migration2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Silicon oxide nitride tunnel dielectric for a storage transistor in a 3-dimensio2025
Quasi-volatile memory with reference bit line structure2025
Overwrite read methods for resistance switching memory devices2025
Three-dimensional memory string array of thin-film ferroelectric transistors2024
Method and system for fin-based voltage clamp2024
Semiconductor memory device with write disturb reduction2024
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2024
Three dimensional perpendicular magnetic tunnel junction with thin film transist2024