Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating test patterns for a logic circuit, a system performing the method, and a computer readable medium instructing the system to perform the method

Method of generating test patterns for a logic circuit, a system performing the method, and a computer readable medium instructing the system to perform the method

US Patent 6334199 · Granted Dec 25, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor testing device, semiconductor device, and testing method2013
Test pattern compression method, apparatus, system and storage medium2004
Method and system for test pattern generation and a computer readable medium ins2002
Partial scan testability utilizing reconvergence through sequential elements1996