Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for evaluating decoupling capacitor placement for VLSI chips

Method for evaluating decoupling capacitor placement for VLSI chips

US Patent 6323050 · Granted Nov 27, 2001

Estimated economic value: $23,652,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dense via pitch interconnect to increase wiring density2025
Vertically transitioning between substrate integrated waveguides (SIWs) within a2023
PCB with substrate integrated waveguides using multi-band monopole antenna feeds2022
Multi-chip package structure having high density chip interconnect bridge with e2021
Implementing automated identification of optimal sense point and sector location2019
Slack and strain control mechanism2019
Structural dynamic heat sink2019
Method for fabricating a hybrid land grid array connector2018
Connector having a body with a conductive layer common to top and bottom surface2018
Performing sub-system attribute modification2017
Performing sub-system attribute modification2017
Frequency-domain high-speed bus signal integrity compliance model2017