Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a MOS transistor having SEG silicon

Method of fabricating a MOS transistor having SEG silicon

US Patent 6316303 · Granted Nov 13, 2001

Estimated economic value: $597,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Illegal address mask method and device for cores of DSP2025
Wristband2024
Semiconductor device having semiconductor alloy layer adjacent a gate structure2022
Semiconductor device with silicided source/drain region2020
Cobalt silicidation process for substrates comprised with a silicon-germanium la2019
CMOS device with raised source and drain regions2018
Cobalt silicidation process for substrates comprised with a silicon-germanium la2017
Programming optical device2014
Strained gate electrodes in semiconductor devices2014
Method and pellicle mounting apparatus for reducing pellicle induced distortion2014
Method for fabricating patterned layer2014
Strained silicon device2013