Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnects

Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnects

US Patent 6310817 · Granted Oct 30, 2001

Estimated economic value: $3,674,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for synthesizing multi-port memory circuits2016
Methods and apparatus for synthesizing multi-port memory circuits2015
Methods and apparatus for designing and constructing multi-port memory circuits2014
Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing 2004
System and method for bit line sharing2004
System and method for increasing performance in a compilable read-only memory (R2003
System and method for increasing performance in a compilable read-only memory (R2002
Fast read/write cycle memory device having a self-timed read/write control circu2002
Memory array with a simultaneous read or simultaneous write ports2000
Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing 2000
Multi-bank memory with word-line banking2000
Method for repairing an ASIC memory with redundancy row and input/output lines2000