Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for repairing an ASIC memory with redundancy row and input/output lines

Method for repairing an ASIC memory with redundancy row and input/output lines

US Patent 6065134 · Granted May 16, 2000

Estimated economic value: $22,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive content deployment2024
Access control for property management2024
Access control for property management2022
Adaptive content deployment2021
Embedding analyzer functionality in storage devices2019
Methods and apparatus for synthesizing multi-port memory circuits2016
Methods and apparatus for synthesizing multi-port memory circuits2015
Methods and apparatus for designing and constructing multi-port memory circuits2014
Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing 2004
System and method for bit line sharing2004
System and method for increasing performance in a compilable read-only memory (R2003
System and method for increasing performance in a compilable read-only memory (R2002