{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Electrolytic deposition of dielectric precursor materials for use in in-laid gate MOS transistors", "item": "https://www.patentleaderboard.com/patent/6300203"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electrolytic deposition of dielectric precursor materials for use in in-laid gate MOS transistors

Electrolytic deposition of dielectric precursor materials for use in in-laid gate MOS transistors

US Patent 6300203 · Granted Oct 9, 2001

Estimated economic value: $5,854,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Correlated electron material (CEM) devices with contact region sidewall insulati2021
Formation of correlated electron material (CEM) devices with restored sidewall r2020
Method for fabrication of a CEM device2020
Fabrication of correlated electron material (CEM) devices2020
Method for fabrication of a CEM device2020
Method of forming controllably conductive oxide2018
Atomic layer deposition of HfAlC as a metal gate workfunction material in MOS de2017
Method for integrating germanides in high performance integrated circuits2017
Air gap spacer integration for improved fin device performance2016
Contact integration for reduced interface and series contact resistance2016
Method of forming controllably conductive oxide2016
Gate structures for transistor devices for CMOS applications and products2016