Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation

Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation

US Patent 6298424 · Granted Oct 2, 2001

Estimated economic value: $2,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supporting multiple memory types in a memory slot2018
Constraint management and validation for template-based circuit design2011
System and method for scheduling operations using speculative data operands2011
Selective deactivation of processor cores in multiple processor core systems2010
Prefetch unit for use with a cache memory subsystem of a cache memory hierarchy2010
Data processor having a cache with efficient storage of predecode information, c2010
Processor with dependence mechanism to predict whether a load is dependent on ol2008
System and method to prevent in-flight instances of operations from disrupting o2008
Store-to-load forwarding buffer using indexed lookup2008
Apparatus and method for port arbitration in a register file on the basis of fun2008
Speculation pointers to identify data-speculative operations in microprocessor2007
Cache memory subsystem including a fixed latency R/W pipeline2007