Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Recessed, sidewall-sealed and sandwiched poly-buffered LOCOS isolation methods

Recessed, sidewall-sealed and sandwiched poly-buffered LOCOS isolation methods

US Patent 6297130 · Granted Oct 2, 2001

Estimated economic value: $60,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for making a semiconductor device including non-monocrystalline stringer 2020
Method for making DRAM with recessed channel array transistor (RCAT) including a2020
Semiconductor device with recessed channel array transistor (RCAT) including a s2019
Semiconductor device including a metal-to-semiconductor superlattice interface l2011
Method for making a semiconductor device including shallow trench isolation (STI2010
Semiconductor device with a vertical MOSFET including a superlattice and related2010
Semiconductor device including a floating gate memory cell with a superlattice c2010
Semiconductor device having a semiconductor-on-insulator configuration and a sup2009
Method for making a semiconductor device including shallow trench isolation (STI2009
Method for making a semiconductor device having a semiconductor-on-insulator (SO2009
Method for making a semiconductor device comprising a superlattice dielectric in2008
FINFET including a superlattice2007