Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated method for etching of BLM titanium-tungsten alloys for CMOS devices with copper metallization

Integrated method for etching of BLM titanium-tungsten alloys for CMOS devices with copper metallization

US Patent 6293457 · Granted Sep 25, 2001

Estimated economic value: $32,998,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilayer pillar for reduced stress interconnect and method of making same2022
Optical rule checking for detecting at risk structures for overlay issues2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Optical rule checking for detecting at risk structures for overlay issues2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2019
Optical rule checking for detecting at risk structures for overlay issues2019
Multilayer pillar for reduced stress interconnect and method of making same2019
Optical rule checking for detecting at risk structures for overlay issues2019
Wafer handler and methods of manufacture2018
Multilayer pillar for reduced stress interconnect and method of making same2017
Wafer handler and methods of manufacture2017