Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing an integrated circuit arrangement having at least one MOS transistor

Method for manufacturing an integrated circuit arrangement having at least one MOS transistor

US Patent 6274431 · Granted Aug 14, 2001

Estimated economic value: $136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for collaborative hardware RTL logic timing debug in integrated circuit d2025
Semiconductor device including insulated gate bipolar transistor2025
Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Register transfer level navigation microservices and instrumentation for cloud-n2023
Methods and systems for identifying flaws and bugs in integrated circuits, for e2023
Clock mapping in an integrated circuit design2023
Heterogeneous services for enabling collaborative logic design and debug in aspe2023
Semiconductor device including an anode contact region having a varied doping co2022
Reverse-conducting igbt having a reduced forward recovery voltage2022
Insulated gate bipolar transistor having first and second field stop zone portio2021
In-situ sensor2021