Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast scannable output latch with domino logic input

Fast scannable output latch with domino logic input

US Patent 6272654 · Granted Aug 7, 2001

Estimated economic value: $22,988,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2019
Memory interface latch with integrated write-through function2019
SRAM local evaluation and write logic for column selection2015
SRAM local evaluation logic for column selection2015
Method for selectable guaranteed write-through with early read suppression2013
Implementing single bit redundancy for dynamic SRAM circuit with any bit decode2013
Bias temperature instability-influenced storage cell2012
Implementing enhanced array access time tracking with logic built in self test o2011
Implementing enhanced dual mode SRAM performance screen ring oscillator2010
Implementing local evaluation of domino read SRAM with enhanced SRAM cell stabil2010
Method and circuit for implementing enhanced SRAM write and read performance rin2010