{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Implementing enhanced array access time tracking with logic built in self test of dynamic memory and random logic", "item": "https://www.patentleaderboard.com/patent/7925950"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing enhanced array access time tracking with logic built in self test of dynamic memory and random logic

Implementing enhanced array access time tracking with logic built in self test of dynamic memory and random logic

US Patent 7925950 · Granted Apr 12, 2011

Estimated economic value: $5,593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2019
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Memory interface latch with integrated write-through function2019
Implementing eFuse visual security of stored data using EDRAM2018
Enhancing performance of one or more slower partitions of an integrated circuit 2018
Integrated shielding and decoupling capacitor structure2018
Detecting maximum voltage between multiple power supplies for memory testing2017