Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to statically balance SOI parasitic effects, and eight device SRAM cells using same

Method to statically balance SOI parasitic effects, and eight device SRAM cells using same

US Patent 6262911 · Granted Jul 17, 2001

Estimated economic value: $23,321,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system of introducing hierarchy into design rule checking test cases 2010
Apparatus and method for small signal sensing in an SRAM cell utilizing PFET acc2010
Design structure for implementing dynamic data path with interlocked keeper and 2010
Determining allowance antenna area as function of total gate insulator area for 2010
Method and apparatus of rapid determination of problematic areas in VLSI layout 2009
Design structure for content addressable memory2008
Electro-static discharge protection circuit2005
High reliability content-addressable memory using shadow content-addressable mem2004
High reliability content-addressable memory using shadow content-addressable mem2003
Method for forming graphical images in semiconductor devices2003
Sleep mode VDD detune for power reduction2002
Method and apparatus for preserving data coherency in a double data rate SRAM2002