Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sleep mode VDD detune for power reduction

Sleep mode VDD detune for power reduction

US Patent 6396336 · Granted May 28, 2002

Estimated economic value: $13,038,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Content addressable memory early-predict late-correct single ended sensing2016
Word-line level shift circuit2013
Content addressable memory with concurrent read and search/compare operations at2012
Word-line level shift circuit2012
Content addressable memory with concurrent two-dimensional search capability in 2011
CAM asynchronous search-line switching2010
CAM asynchronous search-line switching2009
Memory device with data line steering and bitline redundancy2006
System and method for implementing a micro-stepping delay chain for a delay lock2006
System and method for implementing a micro-stepping delay chain for a delay lock2006
Electro-static discharge protection circuit2005
Redundant array architecture for word replacement in CAM2004