Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of rapid determination of problematic areas in VLSI layout by oriented sliver sampling

Method and apparatus of rapid determination of problematic areas in VLSI layout by oriented sliver sampling

US Patent 7478348 · Granted Jan 13, 2009

Estimated economic value: $4,505,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system of introducing hierarchy into design rule checking test cases 2010
Determining allowance antenna area as function of total gate insulator area for 2010
Method for forming graphical images in semiconductor devices2003
Method to statically balance SOI parasitic effects, and eight device SRAM cells 2001
Method for selecting hierarchical interactions in a hierarchical shapes processo2001
Redundant vias2000