Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for polishing wafers of integrated circuits

Process for polishing wafers of integrated circuits

US Patent 6254457 · Granted Jul 3, 2001

Estimated economic value: $38,874,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for local isolation between transistors produced on an SOI substrate, in 2019
Analysis and assay of glycated haemoglobins by capillary electrophoresis, buffer2018
Method for local isolation between transistors produced on an SOI substrate, in 2018
Bioconversion of milk with Bifidobacterium breve for treatment of allergic manif2017
Analysis and assay of glycated haemoglobins by capillary electrophoresis, buffer2015
Method for manufacturing insulated-gate MOS transistors2014
Analyzing and typing monoclonal proteins by capillary electrophoresis and immuno2013
Immunomodulatory product obtained from a bifidobacterium culture and composition2012
Method for separating proteins by capillary electrophoresis and buffer compositi2011
Method for analyzing haemoglobin by capillary electrophoresis, a kit for capilla2011
Capillary electrophoresis systems and additives2007
Method of determining the time for polishing the surface of an integrated circui2003