Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arbiter system for central processing unit having dual dominoed encoders for four instruction issue per machine cycle

Arbiter system for central processing unit having dual dominoed encoders for four instruction issue per machine cycle

US Patent 6249855 · Granted Jun 19, 2001

Estimated economic value: $27,502,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple write during simultaneous memory access of a multi-port memory device2017
Multiple write during simultaneous memory access of a multi-port memory device2014
Method and circuits for early detection of a full queue2012
High speed and high throughput digital communications processor with efficient c2010
Digital communications processor2006
Method of forming electrical interconnects having electromigration-inhibiting se2006
Method of forming electrical interconnects having electromigration-inhibiting pl2005
Timing verifier for MOS devices and related method2005
Semiconductor memory with shadow memory cell2004
Wordline latching in semiconductor memories2004
Method for compacting an instruction queue2004
Method for compacting an instruction queue2004