Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wordline latching in semiconductor memories

Wordline latching in semiconductor memories

US Patent 6798712 · Granted Sep 28, 2004

Estimated economic value: $1,915,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computational array microprocessor system using non-consecutive data formatting2025
Electronic assembly2024
Computational array microprocessor system using non-consecutive data formatting2023
Scalable matrix node engine with configurable data formats2022
Computational array microprocessor system using non-consecutive data formatting2021
Systems and methods for converting a matrix input to a vectorized input for a ma2020
Method of fabricating fill factor enhancement for image sensor2019
Fill factor enhancement for image sensor2018
Multiple write during simultaneous memory access of a multi-port memory device2017
Sidecar SRAM for high granularity in floor plan aspect ratio2017
Multiple write during simultaneous memory access of a multi-port memory device2014
Method and apparatus for addressing and improving holds in logic networks2013