{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Block redundancy in ultra low power memory circuits", "item": "https://www.patentleaderboard.com/patent/6249464"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Block redundancy in ultra low power memory circuits

Block redundancy in ultra low power memory circuits

US Patent 6249464 · Granted Jun 19, 2001

Estimated economic value: $12,888,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for managing program disturb in non-volatile memory2025
System and method for testing a non-volatile memory2025
High voltage architecture for non-volatile memory2019
Method to reduce program disturbs in non-volatile memory cells2019
Memory architecture having two independently controlled voltage pumps2018
Memory architecture having two independently controlled voltage pumps2018
Method to reduce program disturbs in non-volatile memory cells2017
High voltage architecture for non-volatile memory2017
Negative high voltage hot switching circuit2017
High speed, high voltage tolerant circuits in flash path2017
Method to reduce program disturbs in non-volatile memory cells2016
Systems and methods for providing high voltage to memory devices2015