Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, circuit and/or architecture for reducing gate oxide stress in low-voltage regulated devices

Method, circuit and/or architecture for reducing gate oxide stress in low-voltage regulated devices

US Patent 6249177 · Granted Jun 19, 2001

Estimated economic value: $12,888,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple sensor data processor interface and relay2023
Multiple sensor data processor interface and relay2019
Multiple sensor data processor interface and relay2017
Input buffer circuit2004
Circuit technique for improved current matching in charge pump PLLS2002
Low noise switching regulator2002
Voltage regulator2002
Column redundancy scheme for bus-matching fifos2001
Method, architecture and circuit for writing to and reading from a memory during2000
Self-timed sense amplifier evaluation scheme2000
Memory cell2000
Reference voltage generator for reading a ROM cell in an integrated RAM/ROM memo2000